达州做网站
大橙子网站建设，新征程启航
为企业提供网站建设、域名注册、服务器等服务
M0下spi驱动
/****************************************************************************
为浦城等地区用户提供了全套网页设计制作服务，及浦城网站建设行业解决方案。主营业务为网站制作、做网站、浦城网站设计，以传统方式定制建设网站，并提供域名空间备案等一条龙服务，秉承以专业、用心的态度为用户提供真诚的服务。我们深信只要达到每一位用户的要求，就会得到认可，从而选择与我们长期合作。这样，我们也可以走得更远！
* $Id:: ssp.c 3635 2010-06-02 00:31:46Z usb00423 $
* Project: NXP LPC11xx SSP example
*
* Description:
* This file contains SSP code example which include SSP
* initialization, SSP interrupt handler, and APIs for SSP
* reading.
*
****************************************************************************
* Software that is described herein is for illustrative purposes only
* which provides customers with programming information regarding the
* products. This software is supplied "AS IS" without any warranties.
* NXP Semiconductors assumes no responsibility or liability for the
* use of the software, conveys no license or title under any patent,
* copyright, or mask work right to the product. NXP Semiconductors
* reserves the right to make changes in the software without
* notification. NXP Semiconductors also make no representation or
* warranty that such application will be suitable for the specified
* use without further testing or modification.
****************************************************************************/
#include "LPC11xx.h" /* LPC11xx Peripheral Registers */
#include "gpio.h"
#include "ssp.h"
/* statistics of all the interrupts */
volatile uint32_t interruptRxStat0 = 0;
volatile uint32_t interruptOverRunStat0 = 0;
volatile uint32_t interruptRxTimeoutStat0 = 0;
volatile uint32_t interruptRxStat1 = 0;
volatile uint32_t interruptOverRunStat1 = 0;
volatile uint32_t interruptRxTimeoutStat1 = 0;
volatile uint8_t src_addr[SSP_BUFSIZE];
volatile uint8_t dest_addr[SSP_BUFSIZE];
/*****************************************************************************
** Function name: SSP0_IRQHandler
**
** Descriptions: SSP port is used for SPI communication.
** SSP interrupt handler
** The algorithm is, if RXFIFO is at least half full,
** start receive until it's empty; if TXFIFO is at least
** half empty, start transmit until it's full.
** This will maximize the use of both FIFOs and performance.
**
** parameters: None
** Returned value: None
**
*****************************************************************************/
void SSP0_IRQHandler(void)
{
uint32_t regValue;
regValue = LPC_SSP0->MIS;
if ( regValue & SSPMIS_RORMIS )/* Receive overrun interrupt */
{
interruptOverRunStat0++;
LPC_SSP0->ICR = SSPICR_RORIC;/* clear interrupt */
}
if ( regValue & SSPMIS_RTMIS )/* Receive timeout interrupt */
{
interruptRxTimeoutStat0++;
LPC_SSP0->ICR = SSPICR_RTIC;/* clear interrupt */
}
/* please be aware that, in main and ISR, CurrentRxIndex and CurrentTxIndex
are shared as global variables. It may create some race condition that main
and ISR manipulate these variables at the same time. SSPSR_BSY checking (polling)
in both main and ISR could prevent this kind of race condition */
if ( regValue & SSPMIS_RXMIS )/* Rx at least half full */
{
interruptRxStat0++; /* receive until it's empty */
}
return;
}
/*****************************************************************************
** Function name: SSP1_IRQHandler
**
** Descriptions: SSP port is used for SPI communication.
** SSP interrupt handler
** The algorithm is, if RXFIFO is at least half full,
** start receive until it's empty; if TXFIFO is at least
** half empty, start transmit until it's full.
** This will maximize the use of both FIFOs and performance.
**
** parameters: None
** Returned value: None
**
*****************************************************************************/
void SSP1_IRQHandler(void)
{
uint32_t regValue;
regValue = LPC_SSP1->MIS;
if ( regValue & SSPMIS_RORMIS )/* Receive overrun interrupt */
{
interruptOverRunStat1++;
LPC_SSP1->ICR = SSPICR_RORIC;/* clear interrupt */
}
if ( regValue & SSPMIS_RTMIS )/* Receive timeout interrupt */
{
interruptRxTimeoutStat1++;
LPC_SSP1->ICR = SSPICR_RTIC;/* clear interrupt */
}
/* please be aware that, in main and ISR, CurrentRxIndex and CurrentTxIndex
are shared as global variables. It may create some race condition that main
and ISR manipulate these variables at the same time. SSPSR_BSY checking (polling)
in both main and ISR could prevent this kind of race condition */
if ( regValue & SSPMIS_RXMIS )/* Rx at least half full */
{
interruptRxStat1++; /* receive until it's empty */
}
return;
}
/*****************************************************************************
** Function name: SSP_IOConfig
**
** Descriptions: SSP port initialization routine
**
** parameters: None
** Returned value: None
**
*****************************************************************************/
void SSP_IOConfig( uint8_t portNum )
{
if ( portNum == 0 )
{
LPC_SYSCON->PRESETCTRL |= (0x1<<0);
LPC_SYSCON->SYSAHBCLKCTRL |= (0x1<<11);
LPC_SYSCON->SSP0CLKDIV = 0x02; /* Divided by 2 */
LPC_IOCON->PIO0_8 &= ~0x07; /* SSP I/O config */
LPC_IOCON->PIO0_8 |= 0x01; /* SSP MISO */
LPC_IOCON->PIO0_9 &= ~0x07;
LPC_IOCON->PIO0_9 |= 0x01; /* SSP MOSI */
#ifdef __JTAG_DISABLED
LPC_IOCON->SCK_LOC = 0x00;
LPC_IOCON->SWCLK_PIO0_10 &= ~0x07;
LPC_IOCON->SWCLK_PIO0_10 |= 0x02; /* SSP CLK */
#else
#if 1
/* On HummingBird/Candiru 1(HB1/CD1), SSP CLK can be routed to different
pins, other than JTAG TCK, it's either P2.11 func. 1 or P0.6 func. 2. */
LPC_IOCON->SCK_LOC = 0x01;
LPC_IOCON->PIO2_11 = 0x01; /* P2.11 function 1 is SSP clock, need to
combined with IOCONSCKLOC register setting */
#else
LPC_IOCON->SCK_LOC = 0x02;
LPC_IOCON->PIO0_6 = 0x02; /* P0.6 function 2 is SSP clock, need to
combined with IOCONSCKLOC register setting */
#endif
#endif/* endif __JTAG_DISABLED */
#if USE_CS
LPC_IOCON->PIO0_2 &= ~0x07;
LPC_IOCON->PIO0_2 |= 0x01; /* SSP SSEL */
#else
/* Enable AHB clock to the GPIO domain. */
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<6);
LPC_IOCON->PIO0_2 &= ~0x07; /* SSP SSEL is a GPIO pin */
/* port0, bit 2 is set to GPIO output and high */
GPIOSetDir( PORT0, 2, 1 );
GPIOSetValue( PORT0, 2, 1 );
#endif
}
else /* port number 1 */
{
LPC_SYSCON->PRESETCTRL |= (0x1<<2);
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<18);
LPC_SYSCON->SSP1CLKDIV = 0x02;/* Divided by 2 */
LPC_IOCON->PIO2_2 &= ~0x07; /* SSP I/O config */
LPC_IOCON->PIO2_2 |= 0x02; /* SSP MISO */
LPC_IOCON->PIO2_3 &= ~0x07;
LPC_IOCON->PIO2_3 |= 0x02; /* SSP MOSI */
LPC_IOCON->PIO2_1 &= ~0x07;
LPC_IOCON->PIO2_1 |= 0x02; /* SSP CLK */
#if USE_CS
LPC_IOCON->PIO2_0 &= ~0x07;
LPC_IOCON->PIO2_0 |= 0x02; /* SSP SSEL */
#else
/* Enable AHB clock to the GPIO domain. */
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<6);
LPC_IOCON->PIO2_0 &= ~0x07; /* SSP SSEL is a GPIO pin */
/* port2, bit 0 is set to GPIO output and high */
GPIOSetDir( PORT2, 0, 1 );
GPIOSetValue( PORT2, 0, 1 );
#endif
}
return;
}
/*****************************************************************************
** Function name: SPI_IOConfig
**
** Descriptions: SPI port initialization routine
**
** parameters: None
** Returned value: None
**
*****************************************************************************/
void SPI_IOConfig(uint8_t portNum)
{
if(portNum == 0)
{
LPC_SYSCON->PRESETCTRL |= (0x1<<0); //SPI0 reset de-asserted
LPC_SYSCON->SYSAHBCLKCTRL |= (0x1<<11); //open ssp clock
LPC_SYSCON->SSP0CLKDIV = 0x02; /* Divided by 2 */
LPC_IOCON->PIO0_8 &= ~0x07; /* SSP I/O config */
LPC_IOCON->PIO0_8 |= 0x01; /* SSP MISO */
LPC_IOCON->PIO0_9 &= ~0x07;
LPC_IOCON->PIO0_9 |= 0x01; /* SSP MOSI */
LPC_IOCON->SCK_LOC = 0x02;
LPC_IOCON->PIO0_6 = 0x02; /* P0.6 function 2 is SSP clock, need to
combined with IOCONSCKLOC register setting */
/* Enable AHB clock to the GPIO domain. */
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<6);
LPC_IOCON->PIO2_4 &= ~0x07; /* SSP SSEL0 is a GPIO pin, for OLED */
/* port2, bit 4 is set to GPIO output and high */
GPIOSetDir( PORT2, 4, 1 );
GPIOSetValue( PORT2, 4, 1 );
LPC_IOCON->PIO2_6 &= ~0x07; /* SSP SSEL1 is a GPIO pin, for FLASH */
/* port2, bit 6 is set to GPIO output and high */
GPIOSetDir( PORT2, 6, 1 );
GPIOSetValue( PORT2, 6, 1 );
LPC_IOCON->PIO2_7 &= ~0x07; /* SSP SSEL2 is a GPIO pin, for RFID */
/* port2, bit 5 is set to GPIO output and high */
GPIOSetDir( PORT2, 7, 1 );
GPIOSetValue( PORT2, 7, 1 );
}
else /* port number 1 */
{
LPC_SYSCON->PRESETCTRL |= (0x1<<2);
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<18);
LPC_SYSCON->SSP1CLKDIV = 0x02; /* Divided by 2 */
LPC_IOCON->PIO2_2 &= ~0x07; /* SSP I/O config */
LPC_IOCON->PIO2_2 |= 0x02; /* SSP MISO */
LPC_IOCON->PIO2_3 &= ~0x07;
LPC_IOCON->PIO2_3 |= 0x02; /* SSP MOSI */
LPC_IOCON->PIO2_1 &= ~0x07;
LPC_IOCON->PIO2_1 |= 0x02; /* SSP CLK */
/* Enable AHB clock to the GPIO domain. */
LPC_SYSCON->SYSAHBCLKCTRL |= (1<<6);
LPC_IOCON->PIO2_0 &= ~0x07; /* SSP SSEL is a GPIO pin */
/* port2, bit 0 is set to GPIO output and high */
GPIOSetDir( PORT2, 0, 1 );
GPIOSetValue( PORT2, 0, 1 );
}
}
/*****************************************************************************
** Function name: SSP_Init
**
** Descriptions: SSP port initialization routine
**
** parameters: None
** Returned value: None
**
*****************************************************************************/
void SSP_Init( uint8_t portNum )
{
uint8_t i, Dummy=Dummy;
if ( portNum == 0 )
{
/* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
LPC_SSP0->CR0 = 0x0707;
/* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
//LPC_SSP0->CPSR = 0x2;
LPC_SSP0->CPSR = 254;
for ( i = 0; i < SSP_FIFOSIZE; i++ )
{
Dummy = LPC_SSP0->DR; /* clear the RxFIFO */
}
/* Enable the SSP Interrupt */
NVIC_EnableIRQ(SSP0_IRQn);
/* Device select as master, SSP Enabled */
#if LOOPBACK_MODE
LPC_SSP0->CR1 = SSPCR1_LBM | SSPCR1_SSE;
#else
#if SSP_SLAVE
/* Slave mode */
if ( LPC_SSP0->CR1 & SSPCR1_SSE )
{
/* The slave bit can't be set until SSE bit is zero. */
LPC_SSP0->CR1 &= ~SSPCR1_SSE;
}
LPC_SSP0->CR1 = SSPCR1_MS; /* Enable slave bit first */
LPC_SSP0->CR1 |= SSPCR1_SSE;/* Enable SSP */
#else
/* Master mode */
LPC_SSP0->CR1 = SSPCR1_SSE;
#endif
#endif
/* Set SSPINMS registers to enable interrupts */
/* enable all error related interrupts */
LPC_SSP0->IMSC = SSPIMSC_RORIM | SSPIMSC_RTIM;
}
else
{
/* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
LPC_SSP1->CR0 = 0x0707;
/* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
LPC_SSP1->CPSR = 0x2;
for ( i = 0; i < SSP_FIFOSIZE; i++ )
{
Dummy = LPC_SSP1->DR; /* clear the RxFIFO */
}
/* Enable the SSP Interrupt */
NVIC_EnableIRQ(SSP1_IRQn);
/* Device select as master, SSP Enabled */
#if LOOPBACK_MODE
LPC_SSP1->CR1 = SSPCR1_LBM | SSPCR1_SSE;
#else
#if SSP_SLAVE
/* Slave mode */
if ( LPC_SSP1->CR1 & SSPCR1_SSE )
{
/* The slave bit can't be set until SSE bit is zero. */
LPC_SSP1->CR1 &= ~SSPCR1_SSE;
}
LPC_SSP1->CR1 = SSPCR1_MS; /* Enable slave bit first */
LPC_SSP1->CR1 |= SSPCR1_SSE;/* Enable SSP */
#else
/* Master mode */
LPC_SSP1->CR1 = SSPCR1_SSE;
#endif
#endif
/* Set SSPINMS registers to enable interrupts */
/* enable all error related interrupts */
LPC_SSP1->IMSC = SSPIMSC_RORIM | SSPIMSC_RTIM;
}
return;
}
/*****************************************************************************
** Function name: SPI_Init
**
** Descriptions: SPI port initialization routine
**
** parameters: - portNum
** 0: SPI0
** 1: SPI1
** - EvenDiv, speed rate Div, 2-254
** Returned value: None
**
*****************************************************************************/
void SPI_Init(uint8_t portNum, uint8_t Bit, uint8_t EvenDiv)
{
uint8_ti, Dummy=Dummy;
if(portNum == 0)
{
/* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
LPC_SSP0->CR0 = 0x0700 | (Bit-1);
/* SSPCPSR clock prescale register, master mode, minimum divisor is EvenDiv(2-254) */
LPC_SSP0->CPSR = EvenDiv;
for ( i = 0; i < SSP_FIFOSIZE; i++ )
{
Dummy = LPC_SSP0->DR; /* clear the RxFIFO */ //DR: data Register
}
/* Enable the SSP Interrupt */
NVIC_EnableIRQ(SSP0_IRQn);
/* Device select as master, SSP Enabled */
/* Master mode */
LPC_SSP0->CR1 = SSPCR1_SSE;
/* Set SSPINMS registers to enable interrupts */
/* enable all error related interrupts */
LPC_SSP0->IMSC = SSPIMSC_RORIM | SSPIMSC_RTIM;
}
else
{
/* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 15 */
LPC_SSP1->CR0 = 0x0700 | (Bit-1);
/* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
LPC_SSP1->CPSR = EvenDiv;
for ( i = 0; i < SSP_FIFOSIZE; i++ )
{
Dummy = LPC_SSP1->DR; /* clear the RxFIFO */
}
/* Enable the SSP Interrupt */
NVIC_EnableIRQ(SSP1_IRQn);
/* Device select as master, SSP Enabled */
/* Master mode */
LPC_SSP1->CR1 = SSPCR1_SSE;
/* Set SSPINMS registers to enable interrupts */
/* enable all error related interrupts */
LPC_SSP1->IMSC = SSPIMSC_RORIM | SSPIMSC_RTIM;
}
}
/*****************************************************************************
** Function name: SSP_Send
**
** Descriptions: Send a block of data to the SSP port, the
** first parameter is the buffer pointer, the 2nd
** parameter is the block length.
**
** parameters: port #, buffer pointer, and the block length
** Returned value: None
**
*****************************************************************************/
void SSP_Send( uint8_t portNum, uint8_t *buf, uint32_t Length )
{
uint32_t i;
uint8_t Dummy = Dummy;
for ( i = 0; i < Length; i++ )
{
if ( portNum == 0 )
{
/* Move on only if NOT busy and TX FIFO not full. */
while ( (LPC_SSP0->SR & (SSPSR_TNF|SSPSR_BSY)) != SSPSR_TNF );
LPC_SSP0->DR = *buf;
buf++;
#if !LOOPBACK_MODE
while ( (LPC_SSP0->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE );
/* Whenever a byte is written, MISO FIFO counter increments, Clear FIFO
on MISO. Otherwise, when SSP0Receive() is called, previous data byte
is left in the FIFO. */
Dummy = LPC_SSP0->DR;
#else
/* Wait until the Busy bit is cleared. */
while ( LPC_SSP0->SR & SSPSR_BSY );
#endif
}
else
{
/* Move on only if NOT busy and TX FIFO not full. */
while ( (LPC_SSP1->SR & (SSPSR_TNF|SSPSR_BSY)) != SSPSR_TNF );
LPC_SSP1->DR = *buf;
buf++;
#if !LOOPBACK_MODE
while ( (LPC_SSP1->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE );
/* Whenever a byte is written, MISO FIFO counter increments, Clear FIFO
on MISO. Otherwise, when SSP0Receive() is called, previous data byte
is left in the FIFO. */
Dummy = LPC_SSP1->DR;
#else
/* Wait until the Busy bit is cleared. */
while ( LPC_SSP1->SR & SSPSR_BSY );
#endif
}
}
return;
}
/*****************************************************************************
** Function name: SSP_Receive
** Descriptions: the module will receive a block of data from
** the SSP, the 2nd parameter is the block
** length.
** parameters: port #, buffer pointer, and block length
** Returned value: None
**
*****************************************************************************/
void SSP_Receive( uint8_t portNum, uint8_t *buf, uint32_t Length )
{
uint32_t i;
for ( i = 0; i < Length; i++ )
{
/* As long as Receive FIFO is not empty, I can always receive. */
/* If it's a loopback test, clock is shared for both TX and RX,
no need to write dummy byte to get clock to get the data */
/* if it's a peer-to-peer communication, SSPDR needs to be written
before a read can take place. */
if ( portNum == 0 )
{
#if !LOOPBACK_MODE
#if SSP_SLAVE
while ( !(LPC_SSP0->SR & SSPSR_RNE) );
#else
LPC_SSP0->DR = 0xFF;
/* Wait until the Busy bit is cleared */
while ( (LPC_SSP0->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE );
#endif
#else
while ( !(LPC_SSP0->SR & SSPSR_RNE) );
#endif
*buf = LPC_SSP0->DR;
buf++;
}
else
{
#if !LOOPBACK_MODE
#if SSP_SLAVE
while ( !(LPC_SSP1->SR & SSPSR_RNE) );
#else
LPC_SSP1->DR = 0xFF;
/* Wait until the Busy bit is cleared */
while ( (LPC_SSP1->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE );
#endif
#else
while ( !(LPC_SSP1->SR & SSPSR_RNE) );
#endif
*buf = LPC_SSP1->DR;
buf++;
}
}
return;
}
/*****************************************************************************
** Function name: SPI_PutGet
**
** Descriptions: SPI port send & receive
**
** parameters: - portNum
** 0: SPI0
** 1: SPI1
** - SendData, send data
**
** Returned value: - Get data
**
*****************************************************************************/
uint16_t SPI_PutGet(uint8_t portNum, uint16_t SendData)
{
if(portNum == 0)
{
/* Move on only if NOT busy and TX FIFO not full. */
while((LPC_SSP0->SR & (SSPSR_TNF|SSPSR_BSY)) != SSPSR_TNF);
LPC_SSP0->DR = SendData;
/* Wait until the Busy bit is cleared. */
while(LPC_SSP0->SR & SSPSR_BSY);
/* Wait until the Busy bit is cleared */
while((LPC_SSP0->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE);
return LPC_SSP0->DR;
}
else
{
/* Move on only if NOT busy and TX FIFO not full. */
while((LPC_SSP1->SR & (SSPSR_TNF|SSPSR_BSY)) != SSPSR_TNF);
LPC_SSP1->DR = SendData;
/* Wait until the Busy bit is cleared. */
while(LPC_SSP1->SR & SSPSR_BSY);
/* Wait until the Busy bit is cleared */
while((LPC_SSP1->SR & (SSPSR_BSY|SSPSR_RNE)) != SSPSR_RNE);
return LPC_SSP1->DR;
}
}
/******************************************************************************
** End Of File
******************************************************************************/
网页标题：M0下spi驱动
标题路径：http://dzwzjz.com/article/gjgsdd.html